Serial No. 10/636,179

Attorney Docket No. 400.240US01

Title: MULTIPLE ERASE BLOCK TAGGING IN A FLASH MEMORY DEVICE

## **REMARKS**

## Claim Rejections Under 35 U.S.C. § 103

Claims 1-13, 16 and 18-24 were rejected under 35 U.S.C. § 103(a) as being unpatentable over *Acharya et al.* (U.S. Patent No. 6,055,184) further in view of *Bruce et al.* (U.S. Patent No. 6,529,416). Claims 14, 15 and 17 were rejected under 35 U.S.C. § 103(a) as being unpatentable over *Acharya et al.* (U.S. Patent No. 6,055,184) in view of *Bruce et al.* (U.S. Patent No. 6,529,416) as applied to claim 13, and further in view of *Mihara* (U.S. Patent No. 6,735,119). Applicants respectfully traverse this rejection.

The Examiner states that it would have been obvious to incorporate the sending of erase commands in parallel to flash chips of *Bruce et al.* into the system of erasing tagged blocks of *Acharya et al.* While Applicants still dispute the obviousness of this combination, even if these two references were combined, the combination would not anticipate the present invention as claimed.

Acharya et al. and Bruce et al. both disclose parallel erasing but that is not what Applicants are claiming. Applicants claims are to setting of multiple block erase tags in parallel. For example, the last element of claim 1 states in part that a parallel erase block tagging data burst is transmitted to the plurality of memory devices. The other independent claims of the present application have substantially similar limitations. Parallel erase block tagging for multiple memory blocks is a completely different operation than parallel erasing of memory devices such as is taught by Acharya et al. and Bruce et al. Therefore, no combination of Acharya et al., Bruce et al., and/or Mihara teaches or suggests the present invention as claimed.

## CONCLUSION

In view of the above remarks, Applicant believes that all pending claims are in condition for allowance and respectfully requests a Notice of Allowance be issued in this case. If the Examiner has any questions or concerns regarding this application, please contact the undersigned at (612) 312-2211. No new matter has been added by this response.

## REPLY UNDER 37 CFR 1.116 – EXPEDITED PROCEDURE – TECHNOLOGY CENTER 2100

PAGE 8

Serial No. 10/636,179

Attorney Docket No. 400.240US01

Title: MULTIPLE ERASE BLOCK TAGGING IN A FLASH MEMORY DEVICE

Respectfully submitted,

Date:  $\frac{2}{23}/06$ 

Kenneth W. Bolvin Reg. No. 34,125

Attorneys for Applicant Leffert Jay & Polglaze P.O. Box 581009 Minneapolis, MN 55458-1009 T 612 312-2200 F 612 312-2250